Simulation of crosstalk in high-speed multilayer off-chip interconnections

 
see the original item page
in the repository's web site and access all digital files if the item*
share




1993 (EN)

Simulation of crosstalk in high-speed multilayer off-chip interconnections (EN)

Avaritsiotis, JN (EN)
Dimopoulos, KZ (EN)
Papaioannou, DA (EN)

Results of simulation of the electrical performance at 1 Gbit/s of a number of different off-chip interconnection architectures are presented, with emphasis given to the dependence of crosstalk on the geometries and dielectric constants of the insulating layers, as well as on the widths and separations of the conductors. The results indicate that crosstalk may be reduced not only by using low ε{lunate}r values for the dielectrics, but also by reducing the conductor-to-wire ground separation which simultaneously neutralizes the role of the ε{lunate}r value on crosstalk and line impedance. © 1993. (EN)

journalArticle (EN)

Electric conductors (EN)
Computer simulation (EN)
Computer software (EN)
Dielectric materials (EN)
Crosstalk (EN)
Electric insulators (EN)
High speed multilayer off chip interconnections (EN)
Integrated circuits (EN)
Electric waveforms (EN)
High Speed (EN)
Interfaces (materials) (EN)
Conductor to wire ground separation (EN)
Electromagnetic wave attenuation (EN)
Mathematical models (EN)
Electromagnetic wave polarization (EN)
Electromagnetic dispersion (EN)


Microelectronics Journal (EN)

1993 (EN)

24 (EN)
00262692 (EN)
10.1016/0026-2692(93)90020-F (EN)
7 (EN)
757 (EN)
747 (EN)




*Institutions are responsible for keeping their URLs functional (digital file, item page in repository site)