see the original item page
in the repository's web site and access all digital files if the item*
share




1994 (EN)
Systolic frequency dividers/counters (EN)

Pekmestzi, KZ (EN)
Thanasouras, N (EN)

N/A (EN)

The operation of systolic counters, based on the pipelining of the conventional binary counters, is examined. The application of these circuits in the implementation of frequency dividers/counters is also presented. The proposed systolic counters have small circuit complexity and permit very high speed operation. (EN)

journalArticle

Computational methods (EN)
Bit error rate (EN)
Pipeline processing systems (EN)
Frequency dividing circuits (EN)
State assignment (EN)
Computational complexity (EN)
Response time (computer systems) (EN)
Counting circuits (EN)
High Speed (EN)
Systolic counters (EN)
Binary codes (EN)
Computer architecture (EN)
Systolic arrays (EN)
Clock pulses (EN)
Flip flop circuits (EN)
Circuit Complexity (EN)
Binary sequences (EN)

Εθνικό Μετσόβιο Πολυτεχνείο (EL)
National Technical University of Athens (EN)

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing (EN)

1994


IEEE, Piscataway, NJ, United States (EN)



*Institutions are responsible for keeping their URLs functional (digital file, item page in repository site)