HLS algorithmic explorations for HPC execution on reconfigurable hardware - ECOSCALE

 
Το τεκμήριο παρέχεται από τον φορέα :

Αποθετήριο :
Ιδρυματικό Αποθετήριο Πολυτεχνείου Κρήτης
δείτε την πρωτότυπη σελίδα τεκμηρίου
στον ιστότοπο του αποθετηρίου του φορέα για περισσότερες πληροφορίες και για να δείτε όλα τα ψηφιακά αρχεία του τεκμηρίου*
κοινοποιήστε το τεκμήριο




2018 (EL)

HLS algorithmic explorations for HPC execution on reconfigurable hardware - ECOSCALE (EN)

Γεωργοπουλος Κωνσταντινος (EL)
Ιωαννου Αγγελος (EL)
Μαλακωνακης Παυλος (EL)
Παπαευσταθιου Ιωαννης (EL)
Ioannou Angelos (EN)
Georgopoulos Konstantinos (EN)
Lavagno, Luciano, 1959- (EN)
Malakonakis Pavlos (EN)
Papaefstathiou Ioannis (EN)
Mavroidis Iakovos (EN)

Πολυτεχνείο Κρήτης (EL)
Technical University of Crete (EN)

Modern-day High Performance Computing (HPC) trends are shifting towards exascale performance figures in order to satisfy the contemporary needs of many compute-intensive and power-hungry applications. It is in this context that the EU-funded ECOSCALE project came about. It introduces a highly innovative architecture that offers spreading the workload among a number of independent concurrently operating standard and reconfigurable processing elements that execute OpenCL cores as well as minimising the need for data transfers. The particular cores implemented on the ECOSCALE prototype correspond to the project use cases and have been the source of a meticulous exploration process for optimal performance results such as execution time. This paper documents the synthesis process for two ECOSCALE algorithms, i.e. Hyperbolic and Michelsen. They are both seminal in the calculation of the Rachford-Rice equation used extensively in the field of oil Reservoir Simulation (RS). The two algorithms are first optimised manually by proficient designers in the field using Vivado HLS. Subsequently, additional processing is performed based on a specialised Design Space Exploration (DSE) tool that delivers synthesisable code for reconfigurable logic implementation. Finally, the resulting reconfigurable cores are executed on the ECOSCALE system in order to perform measurements on real data. The evaluation results reveal significant benefits in calculation times over conventional CPU platforms which merits even better considering that they come at a significantly reduced power consumption cost. (EN)

full paper
conferenceItem

High-level synthesis (EN)
Exascale (EN)
OpenCL (EN)
Reconfigurable hardware (EN)


14th International Symposium on Applied Reconfigurable Computing (EL)

Αγγλική γλώσσα

2018


Springer Verlag (EN)




*Η εύρυθμη και αδιάλειπτη λειτουργία των διαδικτυακών διευθύνσεων των συλλογών (ψηφιακό αρχείο, καρτέλα τεκμηρίου στο αποθετήριο) είναι αποκλειστική ευθύνη των αντίστοιχων Φορέων περιεχομένου.