Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths

see the original item page
in the repository's web site and access all digital files if the item*



Designing coarse-grain reconfigurable architectures by inlining flexibility into custom arithmetic data-paths (EN)

Economakos, G (EN)
Xydis, S (EN)
Pekmestzi, K (EN)

journalArticle (EN)

2014-03-01T01:30:08Z
2009 (EN)


This paper introduces a design technique for coarse-grained reconfigurable architectures targeting digital signal processing (DSP) applications. The design procedure is analyzed in detail and an area-time-power efficient reconfigurable kernel architecture is presented. The proposed technique inlines flexibility into custom carry-save (CS) arithmetic datapaths exploiting a stable and canonical interconnection scheme. The canonical interconnection is revealed by a transformation, called uniformity transformation, imposed on the basic architectures of CS-multipliers and CS-chain-adders/subtractors. Experimental results including quantitative and qualitative comparisons with existing reconfigurable arithmetic cores and exploration results of the proposed reconfigurable architecture are provided. (C) 2009 Elsevier B.V. All rights reserved. (EN)

Engineering, Electrical & Electronic (EN)
Computer Science, Hardware & Architecture (EN)

Canonical interconnection (EN)
Array multiplier (EN)
Carry-save arithmetic (EN)
Frequency multiplying circuits (EN)
Digital signal processing (EN)
Chain addition (EN)
Signal processing (EN)
Coarse-grain reconfigurable architectures (EN)
Flexibility inlining (EN)

Integration, the VLSI Journal (EN)

English

ELSEVIER SCIENCE BV (EN)




*Institutions are responsible for keeping their URLs functional (digital file, item page in repository site)