Toggle navigation
Search
Browse
EKT item types
Institutions
Collections
Interoperability
Info
The project
Help
For institutions
Contribute
Publication Requirements
Expression of Interest Form
Contact
ΕΛ
•
ΕΝ
In all fields
Subject
Type
Location
Title
Time
Creator/contributor
×
+
Search
Clear
Help
A new wiring architectUre for parallel processing applications
This item is provided by the institution :
National Technical University of Athens
Repository :
Digital Library of National Technical University of Athens | Dspace@NTUA
see the original item page
in the repository's web site and access all digital files if the item
*
share
Semantic enrichment by EKT
ΕΚΤ item type
Journal part
(EN)
Scientific article
(EN)
EKT year
1990
(EN)
EKT historical period
Title
A new wiring architectUre for parallel processing applications (EN)
Creator
Papananos, Y (EN)
Description
In this paper, a new architecture for the connection between processing elements in a processing array is proposed. Each PE must be connected to all PEs in a window of size n x n around it. The model is simple and elegant and the introduced reduction in wiring complexity is drastic: it becomes O(n) instead of O(n2) as it would be in the general simple case where all PEs are connected directly to the central PE of the window. On the other hand, the appropriate hardware for the implementation of the proposed technique is very little compared to the whole PE. Further, the utilization factor of the communication channels is evaluated, while a model for the implementation of the PE for a particular algorithm, is proposed, along with the extension of the introduced wiring model in fully interconnected neural networks. © 1990 Elsevier Science Publishers B.V. (EN)
Type
journalArticle (EN)
Subject
Processing array (EN)
Computer Architecture (EN)
VLSI (EN)
neural networks (EN)
Engineering, Electrical & Electronic (EN)
Neural Networks (EN)
Computer Systems, Digital - Parallel Processing (EN)
wiring model (EN)
Switched Capacitor Circuits (EN)
switched-capacitor circuits (EN)
Computer Science, Hardware & Architecture (EN)
Wiring Models (EN)
Processing Arrays (EN)
Provider
National Technical University of Athens
Repository / collection
Digital Library of National Technical University of Athens | Dspace@NTUA
Subcollections
Κεντρική Βιβλιοθήκη Ε.Μ.Π.
Ιδρυματικό Αποθετήριο
Δημοσιεύσεις μελών Δ.Ε.Π. σε περιοδικά
Journal
Integration, the VLSI Journal (EN)
Language
English
Issued
1990 (EN)
Identifier
http://hdl.handle.net/123456789/10161
0167-9260 (EN)
88 (EN)
1 (EN)
71 (EN)
ISI:A1990EB21500006 (EN)
10 (EN)
Publisher
ELSEVIER SCIENCE BV (EN)
*
Institutions are responsible for keeping their URLs functional (digital file, item page in repository site)
×
×
Βοηθείστε μας να κάνουμε καλύτερο το
OpenArchives
.gr
.
Πάρτε μέρος στη σύντομη έρευνα!